Optimized Design of an Alu Block Using Power Gating Technique
نویسندگان
چکیده
منابع مشابه
Clock Gating and Precomputation Based Low Power ALU Design
Power reduction in dynamic circuits became an important factor today. In this thesis, we designs an ALU using the popular power reduction techniques named clock gating and precomputation based sequential logic optimization for low power . It reduces the power consumption by reducing the dynamic switching power. Power reduction deals with synthesis, design at circuit level and placement and rout...
متن کاملHardware Architecture of Low-Power ALU using Clock Gating
With the scaling of technology, need for high performance and more functionality, power dissipation becomes a major bottle neck for microprocessor systems design, because clock power can be significant in high performance systems. We propose a low power ALU for high performance systems, which make use of clock gating to reduce clock power. This low-power ALU based on the observation that while ...
متن کاملA Low Power Memory Design Using Clock Gating Technique
Along with the progress of VLSI technology delay buffers plays an increasingly critical role on affecting the circuit design and performance. This paper presents the design of a low power buffer. A gated clock ring counter is used to access the memory. The ring counter uses Double edge triggered flip flops instead of traditional flip flops to half the operating frequency. Also combinational ele...
متن کاملPower Optimized Counter Based Clock Design Using Pass Transistor Technique
This paper proposes a advanced method of extended true-single-phase-clock (E-TSPC) based divide-by-2/3 counter design for providing low supply voltage and low power consumption. The counting logic and the mode selection control can be desingned by the help of single transistor using wired OR method. The proposed method mainly focus on for saving power consumption and it reduces the critical pat...
متن کاملPower Optimized ALU for Efficient Datapath
With the scaling of technology and the need for high performance and more functionality, power dissipation becomes a major bottleneck for microprocessor systems design. Also clock power can be significant in high performance systems. In this paper, a low power ALU for efficient datapath is proposed. In ALU, based on the observation, that while one functional unit is working other functional uni...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOSR Journal of Electronics and Communication Engineering
سال: 2012
ISSN: 2278-8735,2278-2834
DOI: 10.9790/2834-0422430